Abstract-This paper proposes a method for zero-crossing approximation of a band-limited sinusoidal signal embedded by a white Gaussian noise-like distortion. It consists of passive lowpass filter and dynamic-hysteresis comparator circuits. Simplicity and wide dynamic range are the main goal of the proposed approach. Theoretical calculations were formulated to select proper circuit components values. Simulation and experimental results are then presented to show circuit performance and characteristics. The method approximates zero crossing within a certain boundary of small phase-shifts around the crossing signal. It utilized over a wide range of input amplitude and frequency variations.
I. INTRODUCTION
One way to reduce power loss in a power converter is to utilize a zero-current switching (ZCS). The method involves toggling a power switch when current is not flowing through it. For an AC/AC converter with a resonant circuit given in [1] and [2] , ZCS is performed during zero-current crossing (ZCC). Therefore ZCC information from the measured resonant current is needed. In practice, distortions are usually present in a measured signal, which typically has a behavior similar to white Gaussian noise (WGN). This makes zerocrossing detection (ZCD) a challenge [3] [4] [5] .
Currently available ZCD methods suffer from at least one disadvantage that is summarized in [3] , [6] and [7] . Some notable drawbacks are: 1) Added phase-shift due to filtering that displaces zerocrossing positions of original signal; 2) Decreased performance because of sensitivity to input and filter parameters variations; 3) Need of high-speed processor to compensate slow dynamic response that can increase system complexity and cost. To address the issues, a different approach to detect zerocrossing is given in this paper. Input harmonics are partially filtered by a passive R-C low-pass filter (LPF) with a high cut-off frequency to minimize phase-shift. Dynamic-hysteresis comparator (DHC) circuit is then utilized to remove multiple switchings around input transition level. The method is applicable to a band-limited sinusoidal signal added with a limited crest factor WGN distortion. The proposed method emphasized on circuit simplicity and wide input signal dynamic range.
This paper is organized as follows. Explanation on zero-crossing approximation (ZCA) method is described in Section II. Section III deals with circuit components selections for LPF and DHC. Simulation results are analyzed and given in Section IV. Results of experimental validation are shown in Section V. Finally, conclusion of the paper is given in the last section.
II. ZERO-CROSSING APPROXIMATION PRINCIPLE
Schematic of ZCA circuit is shown in Fig. 1 . It consists of passive LPF connected to DHC. Output side of DHC can optionally be forwarded to an edge-triggered circuit (ETC). The ETC creates pulses during transition from low to high or vice versa [5] . ZCA mechanism during one period of input, as well as voltage informations are described in Fig. 2 . In Fig. 2a , a LPF with resistance R f and capacitance C f is used to reduce rootmean-square (RMS) value of input noise. Its cut-off frequency is selected in a way that output phase-shift is limited under a certain range. Therefore, frequency and amplitude ranges of input signal fundamental component must also be limited. In Fig. 2b , DHC removes multiple switchings around DHC offset voltage V off , which in this case equals zero. Lastly, edge-triggered circuit transforms rising and falling edges of V co (t) to short pulses V out (t) as shown in Fig. 2c .
A. Dynamic Hysteresis Comparator Circuit
The main component of the proposed ZCA is a DHC, and it is used to eliminate multiple switchings during crossing. A simple DHC circuit for ZCA is explained in [3] . It utilizes a parallel R-C circuit on the positive feedback of an operational amplifier (op-amp) to shape its reference voltage. Unfortunately, electric components selection is not explained in detail in the paper. Therefore, an alternative op-amp-based circuit with a dynamic hysteresis characteristic is proposed. The schematic is given in Fig. 3 . The dynamic hysteresis is achieved by combining the comparator U 1 with a differentiator consisting of R d and C d . The hysteresis level is shaped by exponential decay voltage V +(t) of the R-C circuit. V off is provided to give either a positive or a negative offset to the hysteresis level. It should be noted that the comparator is in a dual-supply configuration with V CC and V EE as positive and negative supply voltages respectively. Fig. 4 illustrates circuit's voltages behavior where a sine wave with constant amplitude V a and constant period T in is used on the input side. It is assumed that V off has a positive value, V co (t) range is from 0 to V CC , and V +(t) level can be accepted by the comparator. In this case, zero-crossing toggle of V co (t) under a sinusoidal input is achieved if V off is zero and V tot equals to V CC .
It can be seen that the toggling of V co (t) occurs during a transition either from V in (t) < V +(t) to V in (t) > V +(t) or vice versa. R-C time constant of the differentiator has to be much smaller than a half period of input frequency V in (t), so the comparator is triggered when the input crosses V off . The exponential decay of V +(t) is governed through a following equation, Since in practice the input range is usually limited to a supply voltage range, a clipping or biasing circuit can be used on the negative input side as a safety measure [3] [5] . If the offset voltage is needed, V +(t) must be kept below input voltage limit. It can be done by reducing the level of output HIGH state with a comparator that has separate input and output supplies, such as LT1719 [8] .
For a band limited sinusoidal V in (t) embedded with a WGN, DHC removes multiple switchings at the zero-crossing under certain conditions, compared to a comparator without hysteresis [5] . The conditions is explained in the next section. In comparison with a Schmitt trigger [5] , the DHC can lead to an advanced crossing output since the noise boundary of V in (t) touches V +(t) first, as illustrated in Fig. 2b . It must be mentioned that the DHC will oscillate indefinitely if V in (t) contains only noise voltage with an average equals to V off .
III. CIRCUIT COMPONENTS CONSIDERATIONS
Some assumptions for V s (t) in Fig. 1 are made to aid component selections calculations, which are:
1) It is assumed that input signal V s (t) = V f (t)+V n (t), where V f (t) and V n (t) are input fundamental and noise voltages correspondingly. Both parameters are independent to each other. 2) The input fundamental is a sinusoidal signal that has constant amplitude V a and constant frequency f in as well as a zero offset.
3) The noise voltage used for modeling is assumed to be a discrete-time WGN with σ n standard deviation and a known constant sample time, where V a > ±3σ n (±3σ corresponds to 99.7% contribution [9] ).
A. Passive Low-Pass Filter Circuit
Two parameters are used to select passive components of LPF, which are phase-shift (φ) and RMS voltage ratio (ψ) between output and input sides. For a WGN case, its standard deviation of voltage amplitude equals RMS value [9] [10]. The two parameters are calculated by separating fundamental and noise components of the input. Illustrations are given in Fig. 5 . In Fig. 5a , input to the LPF only contains fundamental voltage or V s (t) = V f (t). Using a frequency domain approach, a phaseshift of the LPF output is given in [5] and can be calculated as,
where f in and f c are constant input fundamental and filter cutoff frequencies respectively. The value of f c is chosen so the gain is as close as to 0 dB. On Fig. 5b , ψ is calculated using a stochastic process approach when V s (t) = V n (t). Due to LPF, there is a reduction of standard deviation from σ n in the input to σ fo in the output. The reduction ratio can be calculated from average power equation given in [10] ,
Parameter S n (ω) is power spectral density (PSD) of input noise voltage, which equals to σ 2 n in a discrete-time WGN case [11] . Parameter H(ω) is a transfer function of the LPF, while T s is noise sample time. By solving the integration, further calculation leads to,
The task will be to choose R f and C f values where both φ and ψ are minimum according to a specific application.
B. Dynamic Hysteresis Comparator Circuit
By comparing Fig. 1 and 3 , V fo (t) is the same as V in (t). It should be noted that under distortion/noise, the R-C time constant of DHC's differentiator must not be too small to the order comparable to the distortion period. Very small time constant can cause multiple switchings of V co (t) when distorted V in (t) (due to remaining harmonics from LPF) crosses V off voltage. The effect can be seen in Fig. 6 where V off equals zero.
From the figure, t i1 marks a first transition between positive and negative input due to V in (t) < V +(t). But because of a small R-C time constant, V co (t) is toggled prematurely at t f1 where V in (t) > V +(t). The number of multiple switchings increases as the R-C time constant gets smaller. If the DHC is used as a period calculator of a certain distorted periodic input, this behavior leads to a calculation error. Thus, a quantitative calculation is needed to select proper passive components for the differentiator. Fig. 7 is given to aid the calculation process for zero V off . Since the LPF only partially reduces noise in the signal source, remaining harmonics will appear at DHC input. The noise amplitude is assumed to oscillate between ±3σ fo at maximum from its mean since it contributes 99.7% of all time according to Gaussian distribution [9] . The harmonics upper and lower boundaries are assumed to be smooth and marked by V ub (t) and V lb (t) respectively. The boundary voltages are also assumed that they can be approximated by a shifted input signal V in (t). The calculation is based on an ideal circuit. Important transitions of boundary voltages are marked by t 1 to t 3 . Beginning of positive to negative transition due to V lb (t) is marked by t 1 . In the other hand, initial transition from negative to positive side due to V ub (t) is represented by t 3 . The expression of V ps (t) is given in (1) which is the positive input reference voltage, but with a time shift t 1 and zero offset. Equations of the input, V ps (t), as well as boundary voltages are given as follows,
The targets are to make V ps (t) > V ub (t) at t 1 < t < t 2 , as well as V ps (t) smaller than a certain limit value at t 3 . One method to solve the problem is to use a slope equation of V ub (t) at T in /2 as a barrier where V ps (t) cannot pass when it decays during t 1 < t < t 2 . The highest amplitude and the lowest frequency values of V in (t) is chosen to determine differentiator components R d and C d . The illustration is shown in Fig. 8 , which is a magnified version of Fig. 7 . Slope equation of V ub (t) at T in /2 is labeled by L 1 (t). A and B are two random points on V ps (t) connected by an imaginary line parallel to L 1 (t). According to a mean value theorem explained in [12] , there is at least one point between A and B curve that has a tangent line parallel to L 1 (t). This tangent line is denoted by L 2 (t). Through a derivative operation of (8) at T in /2, L 1 (t) and L 2 (t) are described as follows,
Therefore, the requirement for the DHC to prevent multiple switchings, is to select R d and C d values in such a way that L 2 (t) > L 1 (t) is always fulfilled under any amplitude and frequency ranges of V in (t),
Variable σ fo is replaced by ψσ n . Another requirement to follow is,
where V lim is a voltage limitation to be imposed at t 3 . This value must be very close to V off , or zero in this case to prevent late toggling within one cycle of input fundamental signal.
IV. SIMULATION RESULTS
An example case is given to illustrate component selections and their results at a simulation level. The case has input and circuit characteristics given in Table I . The aim is to limit a phase-delay at the highest frequency, resulting a containment of zero-crossing output at a certain boundary around the actual crossing. PLECS software was used for the simulation. It uses Mersenne Twister algorithm as a white noise generator [13] . All electrical components involved are ideal and ETC is not used in this case, therefore V co (t) = V out (t). Requirements for the LPF is, at the maximum amplitude (160σ n ) and frequency (50 kHz), a desired phase-shift φ d is chosen to be,
where by looking at Fig. 7 , the arcsine term is equal to the phase difference between (7) and (8), under the selected amplitude and frequency. Plots of ψ, φ and φ d with respect to R f is given in Fig. 9 . From the bottom sub-figure, the crossing point between φ and φ d is a desired resistance, which is close to 55 Ω. For a DHC case, (17) must be fulfilled at the lowest operational amplitude and frequency, which are 10σ n and 25 kHz correspondingly. Calculation results are summarized in Table II and III. Simulation results are given in Fig. 10-12 .
The ψ values from Table II and simulation data are similar. Fig. 11 and 12 contain one fundamental cycle comparison between filter output V fo (t) and fundamental input V f (t) voltages with a relation to V out (t). Right-half of Fig. 11 and 12 are zoomed versions of their left-half around zero-crossing. Time difference between V f (t) and V out (t) is marked in the bottom-right plot by a circle in each corresponding figure. On the bottom-right of Fig. 11 , there is an early toggle of V out (t). It is about 93.776 ns earlier (1.473 · 10 −2 rad) than V f (t) crossing. Negative phase-shift effect due to filtering is not apparent due to remaining noise fluctuation. Meanwhile, the phase-shift effect is clear in Fig. 12 due to higher frequency of the input. It shifts V out (t) 15 ns later (−4.712 · 10 −3 rad) after the fundamental signal crossing.
V. EXPERIMENTAL RESULTS
A circuit was built and tested to verify the proposed ZCA concept. Experimental verification focuses on analyzing DHC performance, thus ETC was not included in the circuit. Therefore in this case V co (t) = V out (t). Circuit appearance with detailed components description is given in Fig. 13 . Tektronix AWG2005 was chosen to generate various noise-embedded input sinusoidal signals similar to the simulation case. The noise crest-factor was set to 3, which corresponds to an area of ±3σ n of Gaussian distribution. Input noise RMS-voltage or σ n was set to 30 mV RMS .
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Experimental data were taken by Tektronix TPS 2014B oscilloscope and their plots were reproduced by MATLAB for a better presentation. The voltage plots of input V s (t), filter output V fo (t), DHC output V out (t) and reference V ps (t) for different input characteristics are presented in Fig. 14-16 . Fig. 14 correlates to a case with an amplitude of 10σ n and frequency of 25 kHz. It can be seen that there are multiple switchings during zero-crossing transitions. This is Fig. 13 . Printed circuit board (PCB) and components description of ZCA circuit without ETC. Component symbols are based on schematics given previously in Fig. 1 and 3 .
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due to small R-C time constant of the differentiator circuit explained in Section II. This result is different than in the simulation because there was an exclusion of component's tolerance values in the calculation. Therefore, it is advisable to use either a bigger safety margin or high precision components for both LPF and differentiator circuits. Temperature variations and components' aging must also be taken into consideration. Multiple switchings during input transitions cease to exist when the input V a equals 20σ n as shown in Fig. 15 . Fig. 16 illustrates voltage behaviors at the highest amplitude and frequency. Since the V a is much bigger than ±3σ n , the detection works well in this case. Unfortunately, phase-shift effect was not measured in practical case due to limited time. 
VI. CONCLUSION
A simple zero-crossing approximation circuit has been proposed and analyzed in this paper. It consists of passive low-pass filter, dynamic-hysteresis comparator and optional edge-triggered circuits. The circuit can be used to apply a zerocurrent switching mechanism in a power converter. Component selections based on theoretical analysis were explained and verified by a computer simulation. At the simulation level, the circuit can detect zero-crossing transitions at given amplitude and frequency ranges, within small phase-shifts boundary around actual crossing. The detection is more accurate when the input noise level is much lower than input fundamental amplitude. An actual circuit was manufactured and tested to show real performance of the approximation method. The circuit behavior follows the theoretical formulations. It must be noted that when the input contains only noise voltage which has the same average value than DHC offset voltage, the circuit will oscillate indefinitely.
The calculation of phase-shift, as well as a comparison of the proposed ZCA circuit with currently available ZCD methods will be analyzed in the future. Other possible usage of DHC will be studied and reported in future publications.
